

AMC0386-Q1 Automotive, Precision, High-Voltage Input, Reinforced Isolated Delta-Sigma Modulator With External Clock

1 Features

- AEC-Q100 qualified for automotive applications:
 - Temperature grade 1: -40°C to 125°C , T_A
- Integrated, high-voltage resistive divider for direct AC or DC voltage sensing without external resistors
- Supply voltage range:
 - High-side (AVDD): 3.0V to 5.5V
 - Low-side (DVDD): 2.7V to 5.5V
- Low DC errors:
 - Offset error: $\pm 0.9\text{mV}$ (maximum)
 - Offset drift: $\pm 7\mu\text{V}/^{\circ}\text{C}$ (maximum)
 - Attenuation error: $\pm 0.25\%$ (maximum)
 - Attenuation drift: $\pm 30\text{ppm}/^{\circ}\text{C}$ (maximum)
- High CMTI: 150V/ns (minimum)
- Missing high-side supply detection
- Low EMI: Meets CISPR-11 and CISPR-25 limits
- Available input options:
 - AMC0386M06-Q1: $\pm 600\text{V}$, $10\text{M}\Omega$
 - AMC0386M10-Q1: $\pm 1000\text{V}$, $12.5\text{M}\Omega$
- Safety-related certifications:
 - 7000V_{PK} reinforced isolation per DIN EN IEC 60747-17 (VDE 0884-17)
 - 5000V_{RMS} isolation for 1 minute per UL1577

2 Applications

- [Traction inverters](#)
- [Onboard chargers](#)
- [DC/DC converters](#)
- [Battery junction boxes](#)

3 Description

The AMC0386-Q1 is a precision, galvanically isolated delta-sigma ($\Delta\Sigma$) modulator with a high-voltage, high impedance input, and external clock. The input is designed to connect directly to a high-voltage signal source.

The isolation barrier separates parts of the system that operate on different common-mode voltage levels. The isolation barrier is highly resistant to magnetic interference and is certified to provide reinforced isolation of up to 5kV_{RMS} (60s).

The output bitstream of the AMC0386-Q1 is synchronized to the internally generated 10MHz clock. Combined with a sinc3, OSR 256 filter, the device achieves 14.8 effective bits of resolution or 89dB of dynamic range, at a 39kSPS sample rate.


With the integrated resistive divider, excellent DC accuracy, low temperature drift and high stability, the AMC0386-Q1 achieves better than 1% accuracy over lifetime and temperature without system-level calibration.

The AMC0386-Q1 is available in a 15-pin, 0.65mm pitch SSOP package and is fully specified over the temperature range from -40°C to $+125^{\circ}\text{C}$.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
AMC0386-Q1	DFX (SSOP, 15)	12.8mm × 10.3mm

- (1) For more information, see the [Mechanical, Packaging, and Orderable Information](#).
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.



Typical Application



Table of Contents

1 Features	1	7.1 Overview.....	22
2 Applications	1	7.2 Functional Block Diagram.....	22
3 Description	1	7.3 Feature Description.....	23
4 Device Comparison Table	3	7.4 Device Functional Modes.....	27
5 Pin Configuration and Functions	4	8 Application and Implementation	28
6 Specifications	5	8.1 Application Information.....	28
6.1 Absolute Maximum Ratings.....	5	8.2 Typical Application.....	28
6.2 ESD Ratings.....	5	8.3 Best Design Practices.....	31
6.3 Recommended Operating Conditions.....	6	8.4 Power Supply Recommendations.....	31
6.4 Thermal Information.....	7	8.5 Layout.....	32
6.5 Power Ratings.....	7	9 Device and Documentation Support	33
6.6 Insulation Specifications	8	9.1 Documentation Support.....	33
6.7 Safety-Related Certifications	9	9.2 Receiving Notification of Documentation Updates....	33
6.8 Safety Limiting Values.....	9	9.3 Support Resources.....	33
6.9 Electrical Characteristics.....	10	9.4 Trademarks.....	33
6.10 Switching Characteristics	12	9.5 Electrostatic Discharge Caution.....	33
6.11 Timing Diagrams.....	12	9.6 Glossary.....	33
6.12 Insulation Characteristics Curves.....	13	10 Revision History	33
6.13 Typical Characteristics.....	14	11 Mechanical, Packaging, and Orderable Information	33
7 Detailed Description	22		

4 Device Comparison Table

Table 4-1. Device Comparison

DEVICE	R1 ⁽¹⁾	R2 ⁽¹⁾	DIVIDER RATIO	LINEAR INPUT RANGE	CLIPPING VOLTAGE	ABS MAX INPUT VOLTAGE
AMC0386M06-Q1	10MΩ	16.6kΩ	601:1	±600V	±751V	±900V
AMC0386M10-Q1	12.5MΩ	12.5kΩ	1001:1	±1000V	±1251V	±1500V

(1) R1 and R2 are approximated resistor values and do not accurately reflect the divider ratio.

5 Pin Configuration and Functions




Figure 5-1. DFX Package, 15-Pin SOIC (Top View)

Table 5-1. Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME		
1	HVIN	Analog input	High-voltage input
2	SNSN	Analog input	Ground sense pin and inverting analog input to the modulator. Connect to AGND.
3, 7, 8, 12, 13, 15	NC	N/A	No internal connection. Connect to any potential or leave floating.
4	SNSP	Analog I/O	Sense voltage pin and noninverting analog input to the modulator. Connect to an external filter capacitor or leave floating.
5	AVDD	High-side power	Analog (high-side) power supply ⁽¹⁾
6	AGND	High-side ground	Analog (high-side) ground
9	DGND	Low-side ground	Digital (low-side) ground
10	DOUT	Digital output	Modulator data output
11	CLKIN	Digital input	Modulator clock input with internal, 1.5MΩ pull-down resistor.
14	DVDD	Low-side power	Digital (low-side) power supply ⁽¹⁾

(1) See the [Power Supply Recommendations](#) section for power-supply decoupling recommendations.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Power-supply voltage	High-side, AVDD to AGND	−0.3	6.5	V
	Low-side, DVDD to DGND	−0.3	6.5	
Analog input voltage	HVIN to AGND, AMC0386M06-Q1	−900	900	V
	HVIN to AGND, AMC0386M10-Q1	−1500	1500	
Analog input voltage	SNSP, SNSN	AGND − 1.5	AVDD + 0.5	V
Digital input voltage	CLKIN	DGND − 0.5	DVDD + 0.5	V
Digital output voltage	DOUT	DGND − 0.5	DVDD + 0.5	V
Input current	Continuous, any pin except power-supply and HVIN pins	−10	10	mA
Temperature	Junction, T _J		150	°C
	Storage, T _{stg}	−65	150	

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾ , HBM ESD classification level 2	±2000	V
		Charged-device model (CDM), per AEC Q100-011, CDM ESD classification level C6	±1000	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

				MIN	NOM	MAX	UNIT
POWER SUPPLY							
AVDD	Hgh-side power supply	AVDD to AGND		3	5.0	5.5	V
DVDD	Low-side power supply	DVDD to DGND		2.7	3.3	5.5	V
ANALOG INPUT							
V _{Clipping}	Nominal input voltage before clipping output	Referred to SNSP		–1.25		1.25	V
		Referred to HVIN, AMC0386M06-Q1		–751		751	
		Referred to HVIN, AMC0386M10-Q1		–1251		1251	
V _{FSR}	Specified linear input voltage	Referred to SNSP		–1		1	V
		Referred to HVIN, AMC0386M06-Q1		–600		600	
		Referred to HVIN, AMC0386M10-Q1		–1000		1000	
V _{IO}	Digital input/output voltage			0		DVDD	V
f _{CLKIN}	Input clock frequency			5	10	11	MHz
t _{HIGH}	Input clock high time			40	50	110	ns
t _{LOW}	Input clock low time			40	50	110	ns
TEMPERATURE RANGE							
T _A	Specified ambient temperature			–40		125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		DFX (SSOP)	UNIT
		15 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	86.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	36.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	43.5	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	17	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	41.8	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

6.5 Power Ratings

PARAMETER		TEST CONDITIONS	VALUE	UNIT
P_D	Maximum power dissipation (both sides)	AVDD = DVDD = 5.5V, $V_{HVIN} = V_{Clipping}$ AMC0386M06-Q1	150	mW
		AVDD = DVDD = 5.5V, $V_{HVIN} = V_{Clipping}$ AMC0386M10-Q1	219	
P_{D1}	Maximum power dissipation (high-side)	AVDD = 5.5V, $V_{HVIN} = V_{Clipping}$ AMC0386M06-Q1	122	mW
		AVDD = 5.5V, $V_{HVIN} = V_{Clipping}$ AMC0386M10-Q1	191	
P_{D2}	Maximum power dissipation (low-side)	DVDD = 5.5V	28	mW

6.6 Insulation Specifications

over operating ambient temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	VALUE	UNIT
GENERAL				
CLR	External clearance ⁽¹⁾	Shortest pin-to-pin distance through air	≥ 8	mm
CPG	External creepage ⁽¹⁾	Shortest pin-to-pin distance across the package surface	≥ 9.7	mm
DTI	Distance through insulation	Minimum internal gap (internal clearance) of the double insulation	≥ 15.4	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	≥ 600	V
	Material group	According to IEC 60664-1	I	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 600V _{RMS}	I-III	
		Rated mains voltage ≤ 1000V _{RMS}	I-II	
DIN EN IEC 60747-17 (VDE 0884-17) ⁽²⁾				
V _{IORM}	Maximum repetitive peak isolation voltage	At AC voltage	2120	V _{PK}
V _{IOWM}	Maximum-rated isolation working voltage	At AC voltage (sine wave)	1500	V _{RMS}
		At DC voltage	2120	V _{DC}
V _{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} , t = 60s (qualification test), V _{TEST} = 1.2 × V _{IOTM} , t = 1s (100% production test)	7000	V _{PK}
V _{IMP}	Maximum impulse voltage ⁽³⁾	Tested in air, 1.2/50μs waveform per IEC 62368-1	7700	V _{PK}
V _{IOSM}	Maximum surge isolation voltage ⁽⁴⁾	Tested in oil (qualification test), 1.2/50μs waveform per IEC 62368-1	10000	V _{PK}
q _{pd}	Apparent charge ⁽⁵⁾	Method a, after input/output safety test subgroups 2 and 3, V _{pd(ini)} = V _{IOTM} , t _{ini} = 60s, V _{pd(m)} = 1.2 × V _{IORM} , t _m = 10s	≤ 5	pC
		Method a, after environmental tests subgroup 1, V _{pd(ini)} = V _{IOTM} , t _{ini} = 60s, V _{pd(m)} = 1.6 × V _{IORM} , t _m = 10s	≤ 5	
		Method b1, at preconditioning (type test) and routine test, V _{pd(ini)} = 1.2 × V _{IOTM} , t _{ini} = 1s, V _{pd(m)} = 1.875 × V _{IORM} , t _m = 1s	≤ 5	
		Method b2, at routine test (100% production) ⁽⁷⁾ V _{pd(ini)} = V _{pd(m)} = 1.2 × V _{IOTM} , t _{ini} = t _m = 1s	≤ 5	
C _{IO}	Barrier capacitance, input to output ⁽⁶⁾	V _{IO} = 0.5V _{PP} at 1MHz	≈1.5	pF
R _{IO}	Insulation resistance, input to output ⁽⁶⁾	V _{IO} = 500V at T _A = 25°C	> 10 ¹²	Ω
		V _{IO} = 500V at 100°C ≤ T _A ≤ 125°C	> 10 ¹¹	
		V _{IO} = 500V at T _S = 150°C	> 10 ⁹	
	Pollution degree		2	
	Climatic category		55/125/21	
UL1577				
V _{ISO}	Withstand isolation voltage	V _{TEST} = V _{ISO} , t = 60s (qualification test), V _{TEST} = 1.2 × V _{ISO} , t = 1s (100% production test)	5000	V _{RMS}

- (1) Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Care must be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a PCB are used to help increase these specifications.
- (2) This coupler is suitable for *safe electrical insulation* only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air to determine the surge immunity of the package.
- (4) Testing is carried in oil to determine the intrinsic surge immunity of the isolation barrier.
- (5) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (6) All pins on each side of the barrier are tied together, creating a two-pin device.
- (7) Either method b1 or b2 is used in production.

6.7 Safety-Related Certifications

VDE	UL
DIN EN IEC 60747-17 (VDE 0884-17), EN IEC 60747-17, DIN EN IEC 62368-1 (VDE 0868-1), EN IEC 62368-1, IEC 62368-1 Clause : 5.4.3 ; 5.4.4.4 ; 5.4.9	Recognized under 1577 component recognition and CSA component acceptance NO 5 programs
Reinforced insulation	Single protection
Certificate number: Pending	File number: Pending

6.8 Safety Limiting Values

Safety limiting⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to over-heat the die and damage the isolation barrier potentially leading to secondary system failures.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{SI}	Safety input current	R _{θJA} = 86.9°C/W, AVDD = DVDD = 5.5V, V _{HVIN} = V _{Clipping} , T _J = 150°C, T _A = 25°C AMC0386M06-Q1			250	mA
		R _{θJA} = 86.9°C/W, AVDD = DVDD = 5.5V, V _{HVIN} = V _{Clipping} , T _J = 150°C, T _A = 25°C AMC0386M10-Q1			240	
I _{SO}	Safety output current	R _{θJA} = 86.9°C/W, AVDD = DVDD = 5.5V, V _{HVIN} = V _{Clipping} , T _J = 150°C, T _A = 25°C			260	mA
P _S	Safety input, output, or total power	R _{θJA} = 86.9°C/W, T _J = 150°C, T _A = 25°C			1440	mW
T _S	Maximum safety temperature				150	°C

- (1) The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The I_S and P_S parameters represent the safety current and safety power, respectively. Do not exceed the maximum limits of I_S and P_S. These limits vary with the ambient temperature, T_A.
The junction-to-air thermal resistance, R_{θJA}, in the Thermal Information table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:
T_J = T_A + R_{θJA} × P, where P is the power dissipated in the device.
T_{J(max)} = T_S = T_A + R_{θJA} × P_S, where T_{J(max)} is the maximum junction temperature.
P_S = I_S × VDD_{max}, where VDD_{max} is the maximum supply voltage for high-side and low-side.

6.9 Electrical Characteristics

minimum and maximum specifications apply from $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $AVDD = 3.0\text{ V}$ to 5.5 V , $DVDD = 2.7\text{ V}$ to 5.5 V , $V_{SNSP} = -1\text{ V}$ to $+1\text{ V}$, and $V_{SNSN} = 0\text{ V}$; typical specifications are at $T_A = 25^{\circ}\text{C}$, $AVDD = 5\text{ V}$, $DVDD = 3.3\text{ V}$, and $f_{CLKIN} = 10\text{ MHz}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUT						
R _{IN}	Input resistance	AMC0386M06-Q1	10			MΩ
		AMC0386M10-Q1	12.5			
	Nominal resistive divider ratio	V _{HVIN} / V _{SNSP} , AMC0386M06-Q1	598	601	604	
		V _{HVIN} / V _{SNSP} , AMC0386M10-Q1	997	1001	1005	
CMTI	Common-mode transient immunity		150			V/ns
DC ACCURACY						
E _O	Input offset error	Referred to SNSP, T _A = 25°C, HVIN = AGND	−0.9	±0.08	0.9	mV
		Referred to HVIN, T _A = 25°C, HVIN = AGND AMC0386M06-Q1	−540	±50	540	
		Referred to HVIN, T _A = 25°C, HVIN = AGND AMC0386M10-Q1	−900	±80	900	
TCE _O	Offset error temperature drift ⁽³⁾	Referred to SNSP, T _A = 25°C, HVIN = AGND	0.0035		0.007	mV/°C
		Referred to HVIN, HVIN = AGND AMC0386M06-Q1	2.1		4.2	
		Referred to HVIN, HVIN = AGND AMC0386M10-Q1	3.5		7	
E _A	Attenuation error ^{(1) (6)}	T _A = 25°C	−0.25	±0.02	0.25	%
TCE _A	Attenuation error temperature drift ⁽⁴⁾		−30	±8	30	ppm/°C
INL	Integral nonlinearity ⁽²⁾	Resolution: 16 bits	−9	±1.9	9	LSB
DNL	Differential nonlinearity	Resolution: 16 bits	−0.99	0.99		LSB
PSRR	Power-supply rejection ratio ⁽⁵⁾	AVDD DC PSRR, HVIN = AGND, AVDD from 3.0V to 5.5V	−83			dB
		AVDD AC PSRR, HVIN = AGND, AVDD with 10kHz / 100mV ripple	−54			
AC ACCURACY						
SNR	Signal-to-noise ratio	V _{SNSP} = 2V _{PP} , SNSN = AGND, f _{IN} = 1kHz	84.5	89	dB	
SINAD	Signal-to-noise + distortion	V _{SNSP} = 2V _{PP} , SNSN = AGND, f _{IN} = 1kHz	76	84	dB	
THD	Total harmonic distortion	V _{SNSP} = 2V _{PP} , SNSN = AGND, f _{IN} = 1kHz	−88		−77	dB
DIGITAL INPUT (CMOS Logic With Schmitt-Trigger)						
I _{IN}	Input current	DGND ≤ V _{IN} ≤ DVDD	7			μA
C _{IN}	Input capacitance		4			pF
V _{IH}	High-level input voltage		0.7 x DVDD	DVDD + 0.3		V
V _{IL}	Low-level input voltage		−0.3	0.3 x DVDD		V
DIGITAL OUTPUT (CMOS)						
C _{LOAD}	Output load capacitance	f _{CLKIN} = 10MHz	15		30	pF
V _{OH}	High-level output voltage	I _{OH} = −4mA	DVDD − 0.4		V	
V _{OL}	Low-level output voltage	I _{OL} = 4mA			0.4	V
POWER SUPPLY						
I _{AVDD}	High-side supply current		5.3		7	mA
I _{DVDD}	Low-side supply current	C _{LOAD} = 15pF	3.6		5	mA
AVDD _{UV}	High-side undervoltage detection threshold	AVDD rising,	2.4	2.6	2.8	V
		AVDD falling,	1.9	2.05	2.2	
DVDD _{UV}	Low-side undervoltage detection threshold	DVDD rising	2.3	2.5	2.7	V
		DVDD falling,	1.9	2.05	2.2	

(1) The typical value includes one sigma statistical variation.

(2) Integral nonlinearity is defined as the maximum deviation from a straight line passing through the end-points of the ideal ADC transfer function expressed as number of LSBs or as a percent of the specified linear full-scale range FSR.

(3) Offset error drift is calculated using the box method, as described by the following equation:

$$TCE_O = (value_{MAX} - value_{MIN}) / TempRange$$

- (4) Attenuation error drift is calculated using the box method, as described by the following equation:

$$TCE_A \text{ (ppm)} = ((value_{MAX} - value_{MIN}) / (value \times TempRange)) \times 10^6$$

- (5) This parameter is referred to SNSP.
(6) Includes any error from the resistive divider at the input.

6.10 Switching Characteristics

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_H	DOUT hold time after rising edge of CLKIN			10	ns
t_D	Rising edge of CLKIN to DOUT valid delay			35	ns
t_r	DOUT rise time	10% to 90%, $2.7V \leq DVDD \leq 3.6V$, $C_{LOAD} = 15pF$		2.5	ns
		10% to 90%, $4.5V \leq DVDD \leq 5.5V$, $C_{LOAD} = 15pF$		3.2	
t_f	DOUT fall time	10% to 90%, $2.7V \leq DVDD \leq 3.6V$, $C_{LOAD} = 15pF$		2.2	ns
		10% to 90%, $4.5V \leq DVDD \leq 5.5V$, $C_{LOAD} = 15pF$		2.9	
t_{START}	Device start-up time	AVDD step from 0 to 3.0V with $DVDD \geq 2.7V$ to bitstream valid, 0.1% settling		30	μs

6.11 Timing Diagrams




Figure 6-1. Digital Interface Timing




Figure 6-2. Device Start-Up Timing

6.12 Insulation Characteristics Curves




Figure 6-3. Thermal Derating Curve for Safety-Limiting Current per VDE





Figure 6-4. Thermal Derating Curve for Safety-Limiting Power per VDE



TA up to 150°C, stress-voltage frequency = 60Hz, isolation working voltage = 1500VRMS, projected operating lifetime ≥50 years

Figure 6-5. Reinforced Isolation Capacitor Lifetime Projection

6.13 Typical Characteristics

at AVDD = 5V, DVDD = 3.3V, V_{SN}SP = -1V to 1V, SNSN = AGND, and sinc³ filter with OSR = 256 (unless otherwise noted)




Figure 6-6. Input Resistance vs Temperature




Figure 6-7. Input Resistance vs Temperature




Figure 6-8. Divider Ratio vs Temperature




Figure 6-9. Divider Ratio vs Temperature




Figure 6-10. Offset Error vs Clock Frequency




Figure 6-11. Offset Error vs Clock Frequency

6.13 Typical Characteristics (continued)

at AVDD = 5V, DVDD = 3.3V, V_{SNSP} = -1V to 1V, SNSN = AGND, and sinc³ filter with OSR = 256 (unless otherwise noted)




Figure 6-12. Offset Error vs High-Side Supply Voltage




Figure 6-13. Offset Error vs High-Side Supply Voltage




Figure 6-14. Offset Error vs Temperature




Figure 6-15. Offset Error vs Temperature




Figure 6-16. Attenuation Error vs Clock Frequency




Figure 6-17. Attenuation Error vs Clock Frequency

6.13 Typical Characteristics (continued)

at AVDD = 5V, DVDD = 3.3V, V_{SNSP} = -1V to 1V, SNSN = AGND, and sinc³ filter with OSR = 256 (unless otherwise noted)




Figure 6-18. Attenuation Error vs High-Side Supply Voltage




Figure 6-19. Attenuation Error vs High-Side Supply Voltage




Figure 6-20. Attenuation Error vs Temperature




Figure 6-21. Attenuation Error vs Temperature




Figure 6-22. Integral Nonlinearity vs Input Voltage




Figure 6-23. Integral Nonlinearity vs Input Voltage

6.13 Typical Characteristics (continued)

at AVDD = 5V, DVDD = 3.3V, V_{SN}SP = -1V to 1V, SNSN = AGND, and sinc³ filter with OSR = 256 (unless otherwise noted)




Figure 6-24. Integral Nonlinearity vs Clock Frequency




Figure 6-25. Integral Nonlinearity vs Clock Frequency




Figure 6-26. Integral Nonlinearity vs Supply Voltage




Figure 6-27. Integral Nonlinearity vs Supply Voltage




Figure 6-28. Integral Nonlinearity vs Temperature




Figure 6-29. Integral Nonlinearity vs Temperature

6.13 Typical Characteristics (continued)

at AVDD = 5V, DVDD = 3.3V, V_{SNSP} = -1V to 1V, SNSN = AGND, and sinc³ filter with OSR = 256 (unless otherwise noted)




Figure 6-30. Total Harmonic Distortion vs Input Signal Amplitude




Figure 6-31. Total Harmonic Distortion vs Input Signal Frequency




Figure 6-32. Total Harmonic Distortion vs Clock Frequency




Figure 6-33. Total Harmonic Distortion vs High-Side Supply Voltage




Figure 6-34. Total Harmonic Distortion vs Temperature




Figure 6-35. Signal-to-Noise + Distortion vs Input Signal Amplitude

6.13 Typical Characteristics (continued)

at AVDD = 5V, DVDD = 3.3V, V_{SNRP} = -1V to 1V, SNSN = AGND, and sinc³ filter with OSR = 256 (unless otherwise noted)




Figure 6-36. Signal-to-Noise + Distortion vs Input Signal Frequency




Figure 6-37. Signal-to-Noise + Distortion vs Clock Frequency




Figure 6-38. Signal-to-Noise + Distortion vs High-Side Supply Voltage




Figure 6-39. Signal-to-Noise + Distortion vs Temperature




Figure 6-40. Signal-to-Noise Ratio vs Input Signal Amplitude




Figure 6-41. Signal-to-Noise Ratio vs Input Signal Frequency

6.13 Typical Characteristics (continued)

at $AVDD = 5V$, $DVDD = 3.3V$, $V_{SNSP} = -1V$ to $1V$, $SNSN = AGND$, and sinc^3 filter with $OSR = 256$ (unless otherwise noted)




Figure 6-42. Signal-to-Noise Ratio vs Clock Frequency




Figure 6-43. Signal-to-Noise Ratio vs High-Side Supply Voltage






Figure 6-44. Signal-to-Noise Ratio vs Temperature




sinc^3 , $OSR = 1$, frequency bin width = 1Hz

Figure 6-45. Noise Density With SNSP Shorted to AGND



sinc^3 , $OSR = 256$, $V_{INP} = 2V_{PP}$

Figure 6-46. Frequency Spectrum With 1kHz Input Signal



sinc^3 , $OSR = 256$, $V_{INP} = 2V_{PP}$

Figure 6-47. Frequency Spectrum With 10kHz Input Signal

6.13 Typical Characteristics (continued)

at AVDD = 5V, DVDD = 3.3V, V_{SNSP} = -1V to 1V, SNSN = AGND, and sinc³ filter with OSR = 256 (unless otherwise noted)




Figure 6-48. Supply Current vs Clock Frequency




Figure 6-49. Supply Current vs Supply Voltage




Figure 6-50. Supply Current vs Temperature

7 Detailed Description

7.1 Overview


The AMC0386-Q1 is a single-channel, second-order, CMOS, delta-sigma ($\Delta\Sigma$) modulator with a high impedance input, designed for high resolution voltage measurements. The isolated output of the converter (DOUT) provides a stream of digital ones and zeros synchronous to the external clock applied to the CLKIN pin. The time average of this serial output is proportional to the analog input voltage.

The modulator shifts the quantization noise to high frequencies; therefore, use a digital low-pass digital filter, such as a Sinc filter at the device output to increase overall performance. This filter also converts the 1-bit data stream at a high sampling rate into a higher-bit data word at a lower rate (decimation). Use a microcontroller (μ C) or field-programmable gate array (FPGA) to implement the filter.

The overall performance (speed and resolution) depends on the selection of an appropriate oversampling ratio (OSR) and filter type. A higher OSR results in higher resolution while operating at a lower refresh rate. A lower OSR results in lower resolution, but provides data at a higher refresh rate. This system allows flexibility with the digital filter design and is capable of analog-to-digital conversion results with a dynamic range exceeding 89dB with OSR = 256.

The silicon-dioxide (SiO_2) based capacitive isolation barrier supports a high level of magnetic field immunity; see the [ISO72x Digital Isolator Magnetic-Field Immunity application note](#). The AMC0386-Q1 uses an on-off keying (OOK) modulation scheme to transmit data across the isolation barrier. This modulation and the isolation barrier characteristics, result in high reliability in noisy environments and high common-mode transient immunity.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Analog Input

The resistive divider at the input of the AMC0386-Q1 scales down the voltage applied to the HVIN pin to a $\pm 1V$ linear full-scale level. This signal is available on the SNSP pin, which is also the input of the analog signal chain.

The high-impedance input buffer on the SNSP pin feeds a second-order, switched-capacitor, feed-forward $\Delta\Sigma$ modulator. The modulator converts the analog signal into a bitstream that is transferred across the isolation barrier, as described in the [Isolation Channel Signal Transmission](#) section.

For reduced offset and offset drift, the input buffer is chopper-stabilized with the chopping frequency set at $f_{CLKIN}/16$. [Figure 7-1](#) shows the spur at 625kHz that is generated by the chopping frequency for a modulator clock of 10MHz.




Figure 7-1. Quantization Noise Shaping

7.3.2 Modulator

Figure 7-2 conceptualizes the second-order, switched-capacitor, feed-forward $\Delta\Sigma$ modulator implemented in the AMC0386-Q1. The output V_5 of the 1-bit, digital-to-analog converter (DAC) is subtracted from the input voltage $V_{IN} = (V_{SNSP} - V_{SNSN})$. This subtraction provides an analog voltage V_1 at the input of the first integrator stage. The output of the first integrator feeds the input of the second integrator stage. The result of the second integration is an output voltage V_3 that is summed with V_{IN} and the V_2 output. V_{IN} is the input signal and V_2 is the first integrator. Depending on the value of the resulting voltage V_4 , the output of the comparator is changed. In this case, the 1-bit DAC responds on the next clock pulse by changing the associated analog output voltage V_5 . Thus, causing the integrators to progress in the opposite direction and forcing the integrator output value to track the average value of the input.




Figure 7-2. Block Diagram of the Second-Order Modulator

7.3.3 Isolation Channel Signal Transmission

As shown in Figure 7-3, the AMC0386-Q1 uses an on-off keying (OOK) modulation scheme to transmit the modulator output bitstream across the SiO_2 -based isolation barrier. The transmit driver (TX) is illustrated in the [Functional Block Diagram](#). TX transmits an internally generated, high-frequency carrier across the isolation barrier to represent a digital one. However, TX does not send a signal to represent a digital zero. The nominal frequency of the carrier used inside the AMC0386-Q1 is 480MHz.

The AMC0386-Q1 transmission channel is optimized to achieve the highest level of common-mode transient immunity (CMTI) and the lowest level of radiated emissions. The high-frequency carrier and RX/TX buffer switching cause these emissions.




Figure 7-3. OOK-Based Modulation Scheme

7.3.4 Digital Output

An input signal of 0V ideally produces a stream of ones and zeros that are high 50% of the time. An input of 1V ($V_{SNSP} - V_{SNSN}$) produces a stream of ones and zeros. This stream is high 90% of the time. With 16 bits of resolution, that percentage ideally corresponds to code 58982. An input of -1V produces a stream of ones and zeros that are high 10% of the time. With 16 bits of resolution, that percentage ideally corresponds to code 6554. These input voltages are also the specified linear range of the AMC0386-Q1. If the input voltage value exceeds this range, the output of the modulator shows increasing nonlinear behavior as the quantization noise increases. The modulator output clips with a constant stream of zeros at an input $\leq -1.25V$. The modulator output also clips with a constant stream of ones at an input $\geq 1.25V$. In this case, however, the AMC0386-Q1 generates a single 1 or 0 every 128 clock cycles to indicate proper device function. A single 1 is generated if the input is at negative full-scale and a 0 is generated if the input is at positive full scale. See the [Output Behavior in Case of a Full-Scale Input](#) section for more details. [Figure 7-4](#) shows the input voltage versus the output modulator signal.




Figure 7-4. Modulator Output vs Analog Input

The following equation calculates the density of ones in the output bitstream for any input voltage $V_{IN} = (V_{SNSP} - V_{SNSN})$ value. The only exception is a full-scale input signal. See the [Output Behavior in Case of a Full-Scale Input](#) section.

$$\rho = (|V_{Clipping}| + V_{IN}) / (2 \times V_{Clipping}) \quad (1)$$

7.3.4.1 Output Behavior in Case of a Full-Scale Input

If a full-scale input signal is applied to the AMC0386-Q1, the device generates a single one or zero every 128 bits at DOUT. [Figure 7-5](#) shows a timing diagram of this process. A single 1 or 0 is generated depending on the actual polarity of the signal being sensed. A full-scale signal is defined as $|V_{SNSP} - V_{SNSN}| \geq |V_{Clipping}|$. In this way, differentiating between a missing AVDD and a full-scale input signal is possible on the system level. See the [Diagnosing Delta-Sigma Modulator Bitstream Using C2000™ Configurable Logic Block \(CLB\)](#) application note for code examples of diagnosing the digital bitstream.




Figure 7-5. Full-Scale Output of the AMC0386-Q1

7.3.4.2 Output Behavior in Case of a Missing High-Side Supply

If the high-side supply (AVDD) is missing, the device provides a constant bitstream of logic 0's at the output, and DOUT is permanently low. [Figure 7-6](#) shows a timing diagram of this process. A one is not generated every 128 clock pulses, which differentiates this condition from a valid negative fullscale input. This feature helps identify high-side power-supply problems on the board. See the [Diagnosing Delta-Sigma Modulator Bitstream Using C2000™ Configurable Logic Block \(CLB\) application note](#) for code examples of diagnosing the digital bitstream.




Figure 7-6. Output of the AMC0386-Q1 in Case of a Missing High-Side Supply

7.4 Device Functional Modes

The AMC0386-Q1 operates in one of the following states:

- **OFF-state:** The low-side of the device (DVDD) is below the $DVDD_{UV}$ threshold. The device is not responsive. OUT is Hi-Z state. Internally, OUT and CLKIN are clamped to DVDD and DGND by ESD protection diodes.
- **Missing high-side supply:** The low-side of the device (DVDD) is supplied and within the limits listed in the [Recommended Operating Conditions](#). The high-side supply (AVDD) is below the $AVDD_{UV}$ threshold. The device outputs a constant bitstream of logic 0's, as described in the [Output Behavior in Case of a Missing High-Side Supply](#) section.
- **Analog input overrange (positive full-scale input):** AVDD and DVDD are within the recommended operating conditions. However, the analog input voltage $V_{IN} = (V_{SNSP} - V_{SNSN})$ is above the maximum clipping voltage ($V_{Clipping, MAX}$). The device outputs a logic 0 every 128 clock cycles, as described in the [Output Behavior in Case of a Full-Scale Input](#) section.
- **Analog input underrange (negative full-scale input):** AVDD and DVDD are within the recommended operating conditions. However, the analog input voltage $V_{IN} = (V_{SNSP} - V_{SNSN})$ is below the minimum clipping voltage ($V_{Clipping, MIN}$). The device outputs a logic 1 every 128 clock cycles, as described in the [Output Behavior in Case of a Full-Scale Input](#) section.
- **Normal operation:** AVDD, DVDD, and V_{IN} are within the recommended operating conditions. The device outputs a digital bitstream, as explained in the [Digital Output](#) section.

Table 7-1 lists the operational modes.

Table 7-1. Device Operational Modes

OPERATIONAL MODE	AVDD	DVDD	V_{IN}	DEVICE RESPONSE
OFF	Don't care	$V_{DVDD} < DVDD_{UV}$	Don't care	OUT is Hi-Z state. Internally, OUT and CLKIN are clamped to DVDD and DGND by ESD protection diodes.
Missing high-side supply	$V_{AVDD} < AVDD_{UV}$	Valid ⁽¹⁾	Don't care	The device outputs a constant bitstream of logic 0's, as described in the Output Behavior in Case of a Missing High-Side Supply section.
Input overrange	Valid ⁽¹⁾	Valid ⁽¹⁾	$V_{IN} > V_{Clipping, MAX}$	The device outputs a logic 0 every 128 clock cycles, as described in the Output Behavior in Case of a Full-Scale Input section.
Input underrange	Valid ⁽¹⁾	Valid ⁽¹⁾	$V_{IN} < V_{Clipping, MIN}$	The device outputs a logic 1 every 128 clock cycles, as described in the Output Behavior in Case of a Full-Scale Input section.
Normal operation	Valid ⁽¹⁾	Valid ⁽¹⁾	Valid ⁽¹⁾	Normal operation

(1) *Valid* denotes the value is within the recommended operating conditions.

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

AC powered systems such as onboard chargers (OBC) are divided into two or more voltage domains that are galvanically isolated from each other. For example, one high-voltage domain includes the AC grid, DC link, and the power stage for power-factor correction (PFC). A second high-voltage domain contains the DC bus and high-voltage battery. The PFC controller is referenced to DC link (–) and measures the value of the AC line voltage while remaining galvanically isolated from the AC mains for functional reasons. With the high-impedance input and galvanically isolated output, the AMC0386-Q1 enables this measurement.

8.2 Typical Application

The three AMC0386-Q1 devices *device 1*, *device 2*, and *device 3* are connected directly to phase L1, L2, and L3, respectively. The following image shows this connection. On the opposite side of the isolation barrier, each device outputs a serial bitstream that represents the phase-to-neutral voltage. A common AVDD supply is generated from the low-voltage side by an isolated DC/DC converter circuit. A low-cost design is based on the push-pull driver [SN6501-Q1](#) and a transformer that supports the desired isolation voltage ratings.




Figure 8-1. Using the AMC0386-Q1 in a Typical Application

8.2.1 Design Requirements

Table 8-1 lists the parameters for this typical application.

Table 8-1. Design Requirements

PARAMETER	VALUE
System input voltage (phase to neutral)	230V _{RMS} ±10%, 50Hz
High-side supply voltage	5V
Low-side supply voltage	3.3V

8.2.2 Detailed Design Procedure

The peak line-to-neutral voltage in this example is $230V \times \sqrt{2} \times 1.1 = 360V$. For best measurement resolution, select a device from the AMC0386-Q1 family with a linear input range that closest matches the peak input voltage. The AMC0386M06-Q1 supports a linear input range of ±600V and is a good fit for the application. Connect HVIN directly to the phase voltage and GND1 to neutral; see Figure 1-1 .

8.2.2.1 Input Filter Design

Connect a filter capacitor to the SNSP pin to improve signal-to-noise performance of the signal path. Input noise with a frequency close to the $\Delta\Sigma$ modulator sampling frequency (typically 10MHz) is folded back into the low-frequency range by the modulator. The purpose of the RC filter is to attenuate high-frequency noise below the desired noise level of the measurement. In practice, a cutoff frequency that is two orders of magnitude lower than the modulator frequency yields good results.

The cutoff frequency of the input filter is determined by the internal sensing resistor R2 and the external filter capacitor C5. The cutoff frequency is calculated as $1 / (2 \times \pi \times R2 \times C5)$.




Figure 8-2. Input Filter

8.2.2.2 Bitstream Filtering

The modulator generates a bitstream that is processed by a digital filter to obtain a digital word, that is proportional to the input voltage. Equation 2 represents a sinc³-type filter, which is a very simple filter built with minimal effort and hardware.

$$H(z) = \left(\frac{1 - z^{-OSR}}{1 - z^{-1}} \right)^3 \quad (2)$$

This filter provides the best output performance at the lowest hardware size (count of digital gates) for a second-order modulator. All characterization in this document is also done with a sinc³ filter. This filter has an oversampling ratio (OSR) of 256 and an output word width of 16 bits.

The [Combining the ADS1202 with an FPGA Digital Filter for Current Measurement in Motor Control Applications application note](#) provides an example code. This example code implements a sinc³ filter in an FPGA. This application note is available for download at www.ti.com.

For modulator output bitstream filtering, a device from TI's C2000 or Sitara microcontroller families is recommended. These families support multichannel dedicated hardwired filter structures that significantly simplify system level design by offering two filtering paths per channel. One path provides high-accuracy results for the control loop and the other provides a fast-response path for overcurrent detection.

A [delta sigma modulator filter calculator](#) is available for download at www.ti.com. This calculator aids in filter design and selecting the right OSR and filter order to achieve the desired output resolution and filter response time.

8.2.2.3 Application Curve

The effective number of bits (ENOB) is often used to compare the performance of ADCs and $\Delta\Sigma$ modulators. The following figure shows the ENOB of the AMC0386-Q1 with different oversampling ratios.




Figure 8-3. Measured Effective Number of Bits vs Oversampling Ratio

8.3 Best Design Practices

Avoid any kind of leakage current between the HVIN and SNSP pin. Leakage current potentially introduces significant measurement error. See the [Layout Example](#) for layout recommendations.

8.4 Power Supply Recommendations

In a typical application, the high-side power supply (AVDD) for the AMC0386-Q1 is generated from the low-side supply (DVDD) by an isolated DC/DC converter. A low-cost option is based on the push-pull driver [SN6501-Q1](#) and a transformer that supports the desired isolation voltage ratings.

The AMC0386-Q1 does not require any specific power-up sequencing. The high-side power supply (AVDD) is decoupled with a low-ESR, 100nF capacitor (C1) parallel to a low-ESR, 1μF capacitor (C2). The low-side power supply (DVDD) is equally decoupled with a low-ESR, 100nF capacitor (C3) parallel to a low-ESR, 1μF capacitor (C4). Place all four capacitors (C1, C2, C3, and C4) as close to the device as possible. [Figure 8-4](#) shows a decoupling diagram for the AMC0386-Q1.




Figure 8-4. Decoupling of the AMC0386-Q1

Verify capacitors provide adequate *effective* capacitance under the applicable DC bias conditions experienced in the application. Multilayer ceramic capacitors (MLCC) typically exhibit only a fraction of the nominal capacitance under real-world conditions. Consider this factor when selecting these capacitors. This issue is especially acute in low-profile capacitors, where the dielectric field strength is higher than in taller components. Reputable capacitor manufacturers provide capacitance versus DC bias curves that greatly simplify component selection.

8.5 Layout

8.5.1 Layout Guidelines

The [Layout Example](#) section provides a layout recommendation detailing the placement of the critical decoupling and filter capacitors. Place decoupling and filter capacitors as close as possible to the AMC0386-Q1 input pins.

Place a guard ring around the SNSP pin and connect the guard ring to AGND. The guard ring prevents leakage currents from forming a parallel current path between HVIN and SNSP. The guard ring is partially routed underneath the device, reducing the clearance distance between the high-voltage and low-voltage side. Place a keep-out zone around pins 7 and 8 (neither pins have internal connection) to recover the full clearance distance of >8mm.

To maximize the creepage distance between the high-voltage and low-voltage side, place another keep-out zone around pin 15 as illustrated in the recommended layout.

8.5.2 Layout Example




Figure 8-5. Recommended Layout of the AMC0386-Q1

9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [Isolation Glossary application note](#)
- Texas Instruments, [Semiconductor and IC Package Thermal Metrics application note](#)
- Texas Instruments, [ISO72x Digital Isolator Magnetic-Field Immunity application note](#)
- Texas Instruments, [Combining the ADS1202 with an FPGA Digital Filter for Current Measurement in Motor Control Applications application note](#)
- Texas Instruments, [Delta Sigma Modulator Filter Calculator design tool](#)

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](https://www.ti.com). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (October 2024) to Revision A (September 2025)	Page
• Changed document status from <i>Advance Information</i> to <i>Production Data</i>	1

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
AMC0386M06QDFXRQ1	Active	Production	SSOP (DFX) 15	750 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-	AMC0386M06Q
AMC0386M10QDFXRQ1	Active	Production	SSOP (DFX) 15	750 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC0386M10Q
PAMC0386M10QDFXRQ1	Active	Preproduction	SSOP (DFX) 15	750 LARGE T&R	-	Call TI	Call TI	-40 to 125	

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


OTHER QUALIFIED VERSIONS OF AMC0386-Q1 :

- Catalog : [AMC0386](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AMC0386M06QDFXRQ1	SSOP	DFX	15	750	330.0	24.4	10.85	13.4	4.0	16.0	24.0	Q1
AMC0386M10QDFXRQ1	SSOP	DFX	15	750	330.0	24.4	10.85	13.4	4.0	16.0	24.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
AMC0386M06QDFXRQ1	SSOP	DFX	15	750	350.0	350.0	43.0
AMC0386M10QDFXRQ1	SSOP	DFX	15	750	350.0	350.0	43.0

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025